No abstract

Abstract. IDEA (International Data Encryption Algorithm) is one of the strongest secret-key block ciphers. The algorithm processes data in 16-bit subblocks and can be fully pipelined. The implementation of a fully pipelined IDEA algorithm achieves a clock rate of 105.9 MHz on Xilinx' XCV1000E-6BG560 FPGA of the Virtex-E device family. The implementation uses 18105 logic cells and achieves a throughput of 6.78 Gbps with a latency of 132 clock cycles.

No abstract

This article argues for a re-conceptualisation of care relations and uses the re-conceptualisation to scrutinise the way in which technology is adopted in eldercare practices. First, it draws on the definition of care as attentiveness to vulnerability, as used in the tradition of care ethics. Second, it specifies four essential aspects of care relations: relationality, dyadic mutuality, corporeality and devotion. Third, using socio-technical and phenomenological perspectives, care relations are contrasted with the idea of intertwining technological and human actors in care practices. Finally, using two adaptations of telecare as examples, the essential aspects of care relations are shown to be crucial for a thorough socio-technical understanding of eldercare and technology.

A Field Programmable Gate Array-based computing platform for high-speed sensors such as short-range radars is presented. The circuit performs necessary AID conversions, raw data stream compression and target detection, and constructs a message structure suitable for external displays. In the prototype, USB is the connecting path to a laptop computer. An elementary pulse radar is utilized as an application example. An application interest would be in collision avoidance systeIDS. Observed data transfer rates with real radar input signals were 36Mbytesls when typical target detection algorithms were applied.APEX II Programmable Logic Device Family DalaSheet: