Hardware/software (HW/SW) co-verification can considerably shorten the time required for system integration and bring-up. But coverification is limited by the simulation speed achievable whenever hardware models are required to verify hardware and software interactions. Although the use of a generalpurpose hardware accelerator as an extremely fast simulator resolves performance aspects, it generates a new set of handling, efficiency, and serviceability demands. This paper describes a means for addressing those demands through the use of one of the largest hyper-acceleration systems created thus far, and describes many new associated features that have been implemented in operating software.

No abstract

No abstract

Focusses on the successful format for Web writing used at Lafayette College. Presents an outline of the syllabus and provides advice on the knowledge, hardware and software necessary for running a Web-writing workshop.