This study examines the relationships among the PMBOK ® Guide, project performance, customer satisfaction, and project success by assessing the efficacy of management techniques, tools, and skills for implementing infrastructure and building construction. Experienced interviewees from private engineering firms and public agencies were asked to complete a questionnaire, and the responses were analyzed by means of a structural equation model. The analytical results indicate the appropriateness of prioritizing the practice of the PMBOK ® Guide in the construction industry. This study contributes to the literature by providing insight into interactions among the PMBOK ® Guide and construction project outcomes in engineering practices. Particularly, the "bidder's conference" and "procurement negotiations" are the priority techniques to minimize bidding and legal procurement problems. Moreover, the study recommends the use of "stakeholder analysis," "communication requirements analysis," and the "communication methods" to perform effective communication management. Although the conclusions are based on the sample collected in Taiwan, the research findings can be used by project managers and educators to tailor the PMBOK ® Guide to their unique needs and to design effective training programs for construction specialists.

No abstract

No abstract

No abstract

A low-phase noise fractional-N PLL (phase-locked loop) frequency synthesizer operating at 2.4 GHz band is fabricated in TSMC 0.18-um CMOS process. The proposed prototype with a ΣΔ MASH 1-1-1 modulator and a fullmodulus-range programmable frequency divider of static D-flip-flop-based (DFF based) divider cells to reduce both power consumption and phase noise features high programmability, full modulus range, smaller area, and good phase noise. At 1.8 V supply voltage, measured results achieve a wide tuning range from 2.11 to 2.42 GHz, corresponding to 13.7%, a phase noise of -107.4 dBc/Hz at 1 MHz offset from 2.36 GHz, a power consumption of 21.3 mW and an output power of -9.93 dBm. Including pads, the chip area only occupies 0.744 mm 2 .