A series of measurements were performed on two types of commercially available and custom made CMOS integrated circuits to investigate the latent mode of failure due to ESD. The current injection test method was used for both polarities of discharge. Tests parameters studied included: threshold failure, constant aniplitude multiple stress, step stress, and the stress hardening effect.Statistical analyses of the results demonstrate the presence of latent failure in CMOS integrated circuits due to ESD. The work is used to further expand a charge injection model for latent failures.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.