Annealing process optimization was performed to achieve low resistivity CoSi 2 contacts used in different locations (word line, source, drain and gate regions) of advanced memory devices with various types of Si. The effect of Si type and annealing time on the resulting resistivity of the CoSi 2 was investigated over a wide range of annealing temperatures (350 ~ 900 o C) and times (60 ~ 300s) using a single wafer furnace-based (hot wall) rapid thermal annealing (RTA) system. The properties (conduction type, dopant, stacking structure and crystallinity) of the Si substrate contacting the Co film had a significant effect on the resulting CoSi 2 formation temperature and contact resistance. In general, the CoSi 2 formation temperature was reduced with the increase of RTA time. Significant differences in CoSi 2 formation temperature was observed from different types of Si. The CoSi 2 formation temperature for the source/drain (S/D) of P-type transistors was found to be the lowest. The CoSi 2 formation temperature for poly Si, used in cells, was found to be the highest and was the limiting factor in RTA temperature reduction efforts.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.