A 24 GHz CMOS power amplifier with successive IM2 feed-forward IMD3 cancellation

Chen, Yi-Hsin; Kao, Kun-Yao; Chao, Chun-Hsiung; Lin, Kun-You

doi:10.1109/mwsym.2015.7166914

Cited by 14 publications

(9 citation statements)

References 6 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…At the 3‐dB compression point, the values for IMD3 low and IMD3 high are −22.41 and −22.42 dBc, respectively. By comparing with existing research, it can be seen that this MMIC DPA has good linearity 33,34 …”

Section: Experiments and Measurementmentioning

confidence: 82%

“…By comparing with existing research, it can be seen that this MMIC DPA has good linearity. 33,34 The measurement results of the proposed MMIC DPA are compared with the previously published articles in Table 1. Among the reported MMW PAs, the PA proposed in this article has good drain efficiency, with a more obvious drain efficiency advantage at 6-dB back-off power, and has a relatively compact size in the same frequency band.…”

Section: Analysis and Design Of Stability Networkmentioning

confidence: 99%

See 1 more Smart Citation

A Gallium Nitride (GaN) Doherty power amplifier chip design based on series RC stability network

Li,

Zhu,

Liu

et al. 2023

Circuit Theory & Apps

View full text Add to dashboard Cite

SummaryThis paper presents Doherty power amplifier (DPA) based on gallium nitride (GaN) technology, incorporating a parallel grounded network with series RC elements in front of the carrier and peaking amplifiers to enhance circuit stability. In comparison to the traditional series network with parallel RC structure, this configuration effectively reduces the sensitivity of the stability factor K to the capacitance value within the stability network. Consequently, it mitigates the impact on various performance indicators such as gain and drain efficiency, addressing the issue of measurement performance deviation caused by inaccurate capacitance models in the simulation files, which is particularly crucial for DPA. As a result, the circuit exhibits improved consistency in design and processing. With full band stability, the DPA achieves a saturation output power of approximately 29.8 dBm at 28 GHz, a saturation efficiency of 38.2%, and a 6‐dB back‐off efficiency of 29.6%.

show abstract

Section: Experiments and Measurementmentioning

confidence: 82%

Section: Analysis and Design Of Stability Networkmentioning

confidence: 99%

A Gallium Nitride (GaN) Doherty power amplifier chip design based on series RC stability network

Li,

Zhu,

Liu

et al. 2023

Circuit Theory & Apps

View full text Add to dashboard Cite

show abstract

“…Still, there is a small reduction in gain due to the auxiliary path. [7]. Various efficiency enhancement and linearization improvement techniques of power amplifiers of mobile base stations, requirements and recent trends of 5G technology are presented in [8].…”

Section: Brief Review Of Switching Mode Pas and Theory Of Class-j Power Amplifiermentioning

confidence: 99%

“…The main objective of this work is designing and implementing a low power, highly Efficient, linear, Enhanced broadband Integrated Power Amplifier with a proper output matching network (OMN) that suits 5G Applications. The existing Power amplifier structures reported to date [5][6][7][8][9][10][11] demonstrated their potential in achieving promising results of Power Added Efficiency (PAE) and linearity. But these techniques will not be beneficial for the enhanced mobile broadband (EMBB) 5G applications due to their narrow bandwidth nature of harmonic terminations.…”

mentioning

confidence: 99%

A Low power, Highly Efficient, Linear, Enhanced wideband Class-J mode Power Amplifier for 5G Applications

Sridhar¹,

Senthilpari²,

Mardeni³

et al. 2021

Preprint

View full text Add to dashboard Cite

In wireless communication networks, the necessity for high-speed data rates has increased in emerging 5G application areas. The existing Power amplifier (PA) topologies reported to date demonstrated their potential in achieving desired Power Added Efficiency (PAE) and linearity with the aid of different efficiency enhancement and linearization techniques. However, these harmonically tuned switching power amplifiers are restricted to narrow bandwidth, which makes them less appealing for broadband applications. Therefore, the challenge of designing a power amplifier with improved efficiency by maintaining linearity for a dynamic range of bandwidth becomes increasingly critical for PA designers. Recently developed class-J PA topology has proven its potential to obtain good efficiency while maintaining the linearity for wide bandwidth applications. This research work presents a methodology to design a 5 GHz Class-J mode PA topology using Silterra 0.13-µm CMOS technology. This research's main objectives are to determine the Ropt of the transistor and design a proper Output Matching Network (OMN) to obtain Class-J PA operation to make it suitable for 5G wireless applications. The simulation results represent that the proposed Class-J PA provides 27 dBm of maximum power output along with a maximum large-signal power gain of 13.8 dB and the small-signal gain of 17dB for a band with more than 500MHz with a 5V power supply into a 50- Ω load.

show abstract

“…transmitter plays the key role in deciding the energy consumption by the overall 5G wireless communication network, a power amplifier is needed that can provide improvement in PAE without compromising linearity and bandwidth. Many PA topologies have been reported previously [8][9][10][11][12][13][14] with various techniques to achieve linear amplification with high efficiency. Switching mode PAs such as Class-E/F demonstrate potential in providing excellent PAE but are not beneficial for enhanced bandwidth 5G applications because of their narrow bandwidth nature of harmonic terminations.…”

Section: Introductionmentioning

confidence: 99%

An enhanced broadband class-J mode power amplifier for 5G smart meter applications

et al. 2021

View full text Add to dashboard Cite

Background: With the tremendous increase in the usage of smart meters for industrial/ household purposes, their implementation is considered a crucial challenge in the Internet of Things (IoT) world, leading to a demand for emerging 5G technology. In addition, a large amount of data has to be communicated by smart meters efficiently, which needs a significant enhancement in bandwidth. The power amplifier (PA) plays a major role in deciding the efficiency and bandwidth of the entire communication system. Among the various modes of PAs, a newly developed Class-J mode PA has been proven to achieve high efficiency over a wide bandwidth by maintaining linearity. Methods: This paper proposes a Class-J mode PA design methodology using a CGH40010F-GaN device that operates at a 3.5 GHz frequency to meet the requirements of 5G wireless communication technology for the replacement of existing 4G/LTE technology used for advanced metering infrastructure (AMI) in smart grids. This research's main objective is to design the proper matching networks (M.Ns) to achieve Class-J mode operation that satisfies the bandwidth requirements of 5G smart grid applications. With the target impedances obtained using the load-pull simulation, lumped element matching networks are analyzed and designed in 3 ways using the ADS EDA tool. Results: The simulation results reveal that the proposed Class-J PA provides a maximum drain efficiency (D.E) of 82%, power added efficiency (PAE) of 67% with 13 dB small-signal gain at 3.5 GHz, and output power of 40 dBm (41.4 dBm peak) with a power gain of approximately 7 dB over a bandwidth of approximately 400 MHz with a 28 V power supply into a 50 Ω load. Conclusion: The efficiency and bandwidth of the proposed Class-J PA can be enhanced further by fine-tuning the matching network design to make it more suitable for 5G smart meter/grid applications.

show abstract

A 24 GHz CMOS power amplifier with successive IM2 feed-forward IMD3 cancellation

Cited by 14 publications

References 6 publications

A Gallium Nitride (GaN) Doherty power amplifier chip design based on series RC stability network

A Gallium Nitride (GaN) Doherty power amplifier chip design based on series RC stability network

A Low power, Highly Efficient, Linear, Enhanced wideband Class-J mode Power Amplifier for 5G Applications

An enhanced broadband class-J mode power amplifier for 5G smart meter applications

Contact Info

Product

Resources

About