A 24-GHz Transmitter With On-Chip Dipole Antenna in 0.13-$\mu$m CMOS

Cao, Changqing; Ding, Yanping; Yang, Xiuge; Lin, Jing-Fung; Wu, Hejun; Verma, Ankit; Lin, Jenshan; Martin, F.

doi:10.1109/jssc.2008.922734

Cited by 33 publications

(15 citation statements)

References 22 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…[31,37,40,67,69,[75][76][77][78][79][80][81][82][83][84][85][86][87][88][89][90][91][92][93][94]. Specifically, Table 2 compares the proposed design to [31,37,40,67,79,83] in terms of area, gain, HPBW and bandwidth.…”

Section: Comparison Of the Designed Antenna Vs The State-of-the-artmentioning

confidence: 99%

“…Several on-chip antennas are proposed by Kenneth et al in [85][86][87][88][89][90][91][92]. With respect to these designs, the bow-tie antenna proposed in this work stands out for its large bandwidth, which is an added value of the selected bow-tie approach.…”

Section: Comparison Of the Designed Antenna Vs The State-of-the-artmentioning

confidence: 99%

“…In Ref. [87][88][89][90][91][92], Kenneth et al present several on-chip antennas operating at 24 GHz, 5.8 GHz and 60 GHz. Particularly, a communication range of 10 m operating at 100 kb/s is possible using on-chip antennas at 24 GHz (a 3-mm long zig-zag dipole antenna fabricated on a 20-Ω-cm substrate and having an efficiency of 25%).…”

Section: Comparison Of the Designed Antenna Vs The State-of-the-artmentioning

confidence: 99%

See 2 more Smart Citations

Design of a Wideband Antenna for Wireless Network-On-Chip in Multimedia Applications

Gutiérrez¹

2017

JLPEA

View full text Add to dashboard Cite

Abstract:To allow fast communication-at several Gb/s-of multimedia content among processors and memories in a multi-processor system-on-chip, a new approach is emerging in literature: Wireless Network-on-Chip (WiNoC). With reference to this scenario, this paper presents the design of the key element of the WiNoC: the antenna. Specifically, a bow-tie antenna is proposed, which operates at mm-waves and can be implemented on-chip using the top metal layer of a conventional silicon CMOS (Complementary Metal Oxide Semiconductor) technology. The antenna performance is discussed in the paper and is compared to the state-of-the-art, including the zig-zag antenna topology that is typically used in literature as a reference for WiNoC. The proposed bow-tie antenna design for WiNoC stands out for its good trade-off among bandwidth, gain, size and beamwidth vs. the state-of-the-art.

show abstract

Section: Comparison Of the Designed Antenna Vs The State-of-the-artmentioning

confidence: 99%

Section: Comparison Of the Designed Antenna Vs The State-of-the-artmentioning

confidence: 99%

Section: Comparison Of the Designed Antenna Vs The State-of-the-artmentioning

confidence: 99%

See 1 more Smart Citation

Design of a Wideband Antenna for Wireless Network-On-Chip in Multimedia Applications

Gutiérrez¹

2017

JLPEA

View full text Add to dashboard Cite

show abstract

“…[2,3] and [4] show integrated antennas operating at frequencies higher than 60 GHz, [5] and [6,7] study the performance of integrated antennas near the 24 GHz ISM band, and [8] presents a fully integrated transmitter with an on-chip dipole antenna at the same frequency.…”

Section: Introductionmentioning

confidence: 99%

Improving Silicon Integrated Antennas by Substrate Micromachining: A Study of Etching Patterns

Gemio¹,

Parrón²,

Paco³

et al. 2011

PIER

View full text Add to dashboard Cite

Abstract-One of the main drawbacks of antenna integration on standard CMOS silicon substrates are the low radiation efficiency levels obtained due to the high silicon losses. This paper studies the use of micromachining techniques to remove silicon beneath the antenna as a solution to improve radiation efficiency. Several etching patterns are analyzed for different etching depths through simulations and measurements in order to find out which are the best ones for the micromachining process. Results are verified in two operating scenarios.

show abstract

“…Using these RF technologies, many wireless transceivers working in U-band frequencies have been reported [9]- [12]. Since the quarter wavelengthes of the carrier frequencies in this band are in the range of 1.2 to 1.9 mm in free space, and even smaller on the silicon wafer, a monolithically integrated antenna is feasible [13], [14]. An on-chip antenna can reduce the assembly cost and eliminate the external transmission line connection.…”

Section: Introductionmentioning

confidence: 99%

A 6-Gb/s Wireless Inter-Chip Data Link Using 43-GHz Transceivers and Bond-Wire Antennas

Chen

Joo

Sayilir

et al. 2009

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

Abstract-A 43-GHz wireless inter-chip data link including antennas, transmitters, and receivers is presented. The industry standard bonding wires are exploited to provide high efficiency and low-cost antennas. This type of antennas can provide an efficient horizontal communication which is hard to achieve using conventional on-chip antennas. The system uses binary amplitude shift keying (ASK) modulation to keep the design compact and power efficient. The transmitter includes a differential to single-ended modulator and a two-stage power amplifier (PA). The receiver includes a low-noise amplifier (LNA), pre-amplifiers, envelope detectors (ED), a variable gain amplifier (VGA), and a comparator. The chip is fabricated in 180-nm SiGe BiCMOS technology. With power-efficient transceivers and low-cost high-performance antennas, the implemented inter-chip link achieves bit-error rate (BER) around 10 8 for 6 Gb/s over a distance of 2 cm. The signal-to-noise ratio (SNR) of the recovered signal is about 24 dB with 18 ps of rms jitter. The transmitter and receiver consume 57 mW and 60 mW, respectively, including buffers. The bit energy efficiency excluding test buffers is 17 pJ/bit. The presented work shows the feasibility of a low power high data rate wireless inter-chip data link and wireless heterogeneous multi-chip networks.Index Terms-Bond-wire antenna, high-speed link, on-chip antenna, wirebond antenna, wireless inter-chip link, wireless transceiver.

show abstract

A 24-GHz Transmitter With On-Chip Dipole Antenna in 0.13-$\mu$m CMOS

Cited by 33 publications

References 22 publications

Design of a Wideband Antenna for Wireless Network-On-Chip in Multimedia Applications

Design of a Wideband Antenna for Wireless Network-On-Chip in Multimedia Applications

Improving Silicon Integrated Antennas by Substrate Micromachining: A Study of Etching Patterns

A 6-Gb/s Wireless Inter-Chip Data Link Using 43-GHz Transceivers and Bond-Wire Antennas

Contact Info

Product

Resources

About