2013
DOI: 10.3724/sp.j.1146.2012.00048
|View full text |Cite
|
Sign up to set email alerts
|

A 3D IC Self-test and Recovery Method Based on Through Silicon Via Defect Modeling

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2019
2019
2022
2022

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
references
References 0 publications
0
0
0
Order By: Relevance