A 40-GHz phase-locked loop front-end for 60-GHz transceivers in 65nm CMOS

Cheema, Hammad M.; Mahmoudi, Reza; Roermund, Arthur van

doi:10.1109/apccas.2010.5774963

Cited by 2 publications

(1 citation statement)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…On top of this, the speed of the PLL is also another important aspect of the research. In recent reported PLL [26][27][28], the speed of the PLL can function upto tens of GHz.…”

Section: Phase Locked Loop (Pll) Based Cdrmentioning

confidence: 99%

Design of a high speed and power efficient quarter-rate clock and data recovery circuit

Tan¹

View full text Add to dashboard Cite

Due to the advantage in technology and multi-media, the demand for data communication has increased tremendously. More standards for high speed low power communication have been established, i.e. Serial Advanced-Technology Attachment (SATA), Peripheral Component Interconnect Express (PCIe), Universal Serial Bus (USB) and etc. In the receiver design, the clock and data recovery (CDR) circuit is an important block as the clock signal is embedded in the receiving data. This thesis presents several new circuit designs to improve the performance of the CDR circuit. First, a new quarter-rate linear phase detector (PD) is proposed to reduce the circuit complexity of the reported quarter-rate linear PD design. Besides that, the proposed PD applies UP pulse-widening technique to resolve the issue of small UP pulses. The existing PDs with UP pulse-widening techniques have more output signals, which increases the difficulties in designing the Charge Pump (CP). In the proposed PD, the number of output signals has been successfully minimized. This thesis also provides propagation delay analysis of the proposed PD. A set of equations is derived from the analysis to predict the characteristic curve of the proposed PD. At the linear region, the accuracy of the prediction results is 98% of the simulation results. The effect on propagation delay at various phase differences is also being discussed.

show abstract

“…On top of this, the speed of the PLL is also another important aspect of the research. In recent reported PLL [26][27][28], the speed of the PLL can function upto tens of GHz.…”

Section: Phase Locked Loop (Pll) Based Cdrmentioning

confidence: 99%

Design of a high speed and power efficient quarter-rate clock and data recovery circuit

Tan¹

View full text Add to dashboard Cite

show abstract

A 37 GHz wide-band programmable divide-by-N frequency divider for millimeter-wave silicon-based phase-locked loop frequency synthesizers

Guo

et al. 2014

J. Zhejiang Univ. - Sci. C

View full text Add to dashboard Cite

A 40-GHz phase-locked loop front-end for 60-GHz transceivers in 65nm CMOS

Abstract: Keywords -injection locked frequency divider, voltage controlled oscillator, phase locked loop.

Cited by 2 publications

References 7 publications

Design of a high speed and power efficient quarter-rate clock and data recovery circuit

Design of a high speed and power efficient quarter-rate clock and data recovery circuit

A 37 GHz wide-band programmable divide-by-N frequency divider for millimeter-wave silicon-based phase-locked loop frequency synthesizers

Contact Info

Product

Resources

About