A 7-Bit 18th Order 9.6 GS/s FIR Up-Sampling Filter for High Data Rate 60-GHz Wireless Transmitters

Muller, Jonathan; Stefanelli, B.; Frappé, Antoine; Lu, Yao; Cathelin, Andreia; Niknejad, Ali M.

doi:10.1109/jssc.2012.2191677

Cited by 11 publications

(19 citation statements)

References 23 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Figure 1-2 shows that as the input tone f in moves closer to f s /2, the nearest DAC image located at f s − f in also moves nearer to f s /2, thus increasing the difficulty of image filtering. The main drawback of passive on-chip implementations of this LPF is the large area of the inductors or capacitors required and their low quality factor [7] [8]. Recently, a few wideband active filters that can occupy a lesser area also have been proposed for receivers [9] [10].…”

Section: Characteristics Of Nyquist Dacsmentioning

confidence: 99%

“…So overall, only a 8-10 ps improvement is possible, pushing up the speed to 9.2 GHz but at the cost of 50% additional FFs in the integrator and also a larger clock distribution power. To reach a 10 GHz speed, instead of TGFFs, a faster true single phase clock register (TSPCR) [42] along with a Complementary Pass Transistor Logic (CPL) based FA can be used [7]. However, this option leads to a marginal improvement in total delay to about 105 ps or 9.5 GHz speed.…”

Section: Speed Limitation Of a First Order Efb Dsmmentioning

confidence: 99%

“…Memories facilitate flexible testing as any test pattern can be loaded into them. High-speed embedded memories to enable full-speed testing have been reported in a few previous works [7,49,59]. The depth of the memory is determined by the spacing between two nearest frequency bins that is desired.…”

Section: Dac Testing Challengesmentioning

confidence: 99%

“…2.36(a). This style is very popular with relatively larger memory sizes for high speeds and has been previously used in [7] and [59]. An additional advantage of using the styles of Figs.…”

Section: Dac Testing Challengesmentioning

confidence: 99%

“…This gives back 25 ps from the NOR gate (Table 3- Static TGFFs are not the fastest flops, and instead, using a True Single Phase Clocked Register (TSPCR) FF offers the benefits of a reduced setup time and a single clock phase [65]. TSPCRFF shows a 10 ps improvement for the same clock load as that of a TGFF and coupled with the complementary style of providing the inverted inputs [7] to A 0 , an overall 17 ps improvement is achieved. However, TSPCRFF being a dynamic flop suffers from lower noise margins.…”

Section: Comparison With Alternative Logic Stylesmentioning

confidence: 99%

See 4 more Smart Citations

Design of High-Speed Time-Interleaved Delta-Sigma D/A Converters

Bhide

2015

Linköping Studies in Science and Technology. Dissertations

View full text Add to dashboard Cite

Digital-to-analog (D/A) converters (or DACs) are one the fundamental building blocks of wireless transmitters. In order to support the increasing demand for high-data-rate communication, a large bandwidth is required from the DAC. With the advances in CMOS scaling, there is an increasing trend of moving a large part of the transceiver functionality to the digital domain in order to reduce the analog complexity and allow easy reconfiguration for multiple radio standards. ∆Σ DACs can fit very well into this trend of digital architectures as they contain a large digital signal processing component and offer two advantages over the traditionally used Nyquist DACs. Firstly, the number of DAC unit current cells is reduced which relaxes their matching and output impedance requirements and secondly, the reconstruction filter order is reduced.Achieving a large bandwidth from ∆Σ DACs requires a very high operating frequency of many-GHz from the digital blocks due to the oversampling involved. This can be very challenging to achieve using conventional ∆Σ DAC architectures, even in nanometer CMOS processes. Time-interleaved ∆Σ (TIDSM) DACs have the potential of improving the bandwidth and sampling rate by relaxing the speed of the individual channels. However, they have received only some attention over the past decade and very few previous works been reported on this topic. Hence, the aim of this dissertation is to investigate architectural and circuit techniques that can further enhance the bandwidth and sampling rate of TIDSM DACs.The first work is an 8-GS/s interleaved ∆Σ DAC prototype IC with 200-MHz bandwidth implemented in 65-nm CMOS. The high sampling rate is achieved by a two-channel interleaved MASH 1-1 digital ∆Σ modulator with 3-bit output, resulting in a highly digital DAC with only seven current cells. Two-channel interleaving allows the use of a single clock for both the logic and the final multiplexing. This requires each channel to operate at half the sampling rate i.e. 4 GHz. This is enabled by a high-speed pipelined MASH structure with robust static logic. Measurement results from the prototype show that the DAC achieves 200-MHz bandwidth, −57-dBc IM3 and 26-dB SNDR, with a power consumption of 68-mW at 1-V digital and 1.2-V analog supplies. This architecture shows good potential for use in the transmitter baseband. While a good linearity is obtained from this DAC, the SNDR is found to iv be limited by the testing setup for sending high-speed digital data into the prototype.The performance of a two-channel interleaved ∆Σ DAC is found to be very sensitive to the duty-cycle of the half-rate clock. The second work analyzes this effect mathematically and presents a new closed-form expression for the SNDR loss of two-channel DACs due to the duty cycle error (DCE) for a noise transfer function (NTF) of (1 − z −1 ) n . It is shown that a low-order FIR filter after the modulator helps to mitigate this problem. A closed-form expression for the SNDR loss in the presence of this filter is also developed. The...

show abstract

Section: Characteristics Of Nyquist Dacsmentioning

confidence: 99%

Section: Speed Limitation Of a First Order Efb Dsmmentioning

confidence: 99%

Section: Dac Testing Challengesmentioning

confidence: 99%

“…2.36(a). This style is very popular with relatively larger memory sizes for high speeds and has been previously used in [7] and [59]. An additional advantage of using the styles of Figs.…”

Section: Dac Testing Challengesmentioning

confidence: 99%

Section: Comparison With Alternative Logic Stylesmentioning

confidence: 99%

See 3 more Smart Citations