A 75 μW Two-Stage Op-Amp using 0.18μW CMOS Technology for High-Speed Operations

Abstract

Low voltage operated Analog and digital circuits have big demand due to its better performance. But, it leads to number of challenges. Operational amplifier is the basic element in most of the circuits, because of its wide advantages. Gain, bandwidth, linearity, noise and output swings are the design parameters. Operational amplifier design is unique for different applications. This paper presents the design of a 1.8V two-stage Operational amplifier using 0.18 µm CMOS technology for low power and high-speed operations. This design draws 5 µA current with 1.8 V and produced the gain of 87 dB, phase margin (PM) of 67 • and the unity gain bandwidth (GBW) of 4.87 MHz through AC analysis. The proposed design has a Slew rate of 4.126 V/µs, which determines the speed of the Operational amplifier. The input common mode range (ICMR) is improved to 0.07-1.65 V and the power dissipation is 75 µW.