A 77-dB Dynamic-Range Analog Front-End for Fine-Dust Detection Systems with Dual-Mode Ultra-Low Noise TIA

Abstract

This paper presents an analog front-end for fine-dust detection systems with a 77-dB-wide dynamic range and a dual-mode ultra-low noise TIA with 142-dBΩ towards the maximum gain. The required high sensitivity of the analog signal conditioning path dictates having a high sensitivity at the front-end while the Input-Referred Noise (IRN) is kept low. Therefore, a TIA with a high sensitivity to detected current bio-signals is provided by a photodiode module. The analog front end is formed by the TIA, a DC-Offset Cancellation (DCOC) circuit, a Single-to-Differential Amplifier (SDA), and two Programmable Gain Amplifiers (PGAs). Gain adjustment is implemented by a coarse-gain-step using selective loads with four different gain values and fine-gain steps by 42 dB dynamic range during 16 fine steps. The settling time of the TIA is compensated using a capacitive compensation which is applied for the last stage. An off-state circuitry is proposed to avoid any off-current leakage. This TIA is designed in a 0.18 µm standard CMOS technology. Post-layout simulations show a high gain operation with a 67 dB dynamic range, input-referred noise, less than 600 fA/√Hz in low frequencies, and less than 27 fA/√Hz at 20 kHz, a minimum detectable current signal of 4 pA, and a 2.71 mW power consumption. After measuring the full path of the analog signal conditioning path, the experimental results of the fabricated chip show a maximum gain of 142 dB for the TIA. The Single-to-Differential Amplifier delivers a differential waveform with a unity gain. The PGA1 and PGA2 show a maximum gain of 6.7 dB and 6.3 dB, respectively. The full-path analog front-end shows a wide dynamic range of up to 77 dB in the measurement results.

An Auto Adjustable Transimpedance Readout System for Wearable Healthcare Devices

“…Several high-performance current measurement circuit topologies are discussed in [26][27][28][29][30][31][32][33][34][35][36][37][38][39][40][41]. One of the common architectures for low current measurements is based on an integrator followed by a differentiator [34][35][36].…”

“…Furthermore, it is accompanied by a significant temperature sensitivity and nonlinearity that are difficult to address without the use of an additional temperature compensation circuit. Few other current measurement circuits rely on capacitive TIA (C-TIA) to perform current-to-frequency (I-F) conversion [33]; timed integrators with a switched capacitor network or correlated double sampler [37][38][39][40][41]; variable gain amplifiers with external voltage control or digital gain control [26,31,32]; and use of large feedback resistor realized as an on-chip active pseudo resistor or off-chip external resistor. In the case where a pseudo resistor is realized using a transistor, the resistance is inversely proportional to the input current, which leads to a variable current gain and bandwidth that is undesirable.…”

A Design of 10-Bit Asynchronous SAR ADC with an On-Chip Bandgap Reference Voltage Generator

“…Reference voltage generators are required to stabilize the overall PVT variation, and also need to be implemented without modifying the fabrication process [ 21 , 22 , 23 ]. The bandgap reference voltage generator (BGR) is a popular reference voltage generator that successfully achieves the requirements [ 24 , 25 ]. Low power and low voltage operation are the characteristics of reference voltage generators.…”

A Design of Analog Front-End with DBPSK Demodulator for Magnetic Field Wireless Network Sensors

“…The required VCM of 2.5 V (VDD/2) is provided by VCM Gen. To digitalize the input analog BPSK signal through the proposed DBPSK demodulator, the amplified input analog signal and its invert are required. The STOD circuit converts the single input analog signal to the required differential signal [ 9 ]. Through the SPI, a graphic user interface (GUI) programmer on a computer controls the RX’s digital controller.…”