2012
DOI: 10.1016/j.mejo.2012.07.009
|View full text |Cite
|
Sign up to set email alerts
|

A low-cost configurability test strategy for an embedded analog circuit

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
6
0
1

Year Published

2014
2014
2024
2024

Publication Types

Select...
6

Relationship

2
4

Authors

Journals

citations
Cited by 8 publications
(7 citation statements)
references
References 11 publications
0
6
0
1
Order By: Relevance
“…The OAM addressed in this work is different from the one used in [14]. This can be clearly appreciated by simply comparing their full schematic diagrams, reported in [17,19] by the manufacturer.…”
Section: Testmentioning
confidence: 95%
See 3 more Smart Citations
“…The OAM addressed in this work is different from the one used in [14]. This can be clearly appreciated by simply comparing their full schematic diagrams, reported in [17,19] by the manufacturer.…”
Section: Testmentioning
confidence: 95%
“…It should be noted that the EACC addressed here has different structure and functionalities than the used in [14]. Additionally, the resources available on-chip for testing purposes are different, allowing some refinements in the test procedures.…”
Section: Journal Of Electrical and Computer Engineeringmentioning
confidence: 99%
See 2 more Smart Citations
“…Por eso algunas plataformas de sistemas en chip proveen EACCs capaces de implementar filtros, haciendo necesario contar con soluciones de test adecuadas para este tipo de circuitos. Una estrategia de test de bajo costo para filtros analógicos es el método de análisis de respuesta transitoria (TRAM, transient response analysis method) [7]. Este se basa en provocar al circuito bajo test (CUT, circuit under test) una respuesta en el tiempo subamortiguada y evaluar si sus atributos se encuentran dentro de rangos asociados a su operación nominal libre de fallas.…”
Section: Introductionunclassified