2014 Fourth International Conference on Instrumentation and Measurement, Computer, Communication and Control 2014
DOI: 10.1109/imccc.2014.110
|View full text |Cite
|
Sign up to set email alerts
|

A Low Power Test-per-Clock BIST Scheme through Selectively Activating Multi Two-Bit TRCs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2015
2015
2024
2024

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
references
References 13 publications
0
0
0
Order By: Relevance