Twenty Fourth IEEE/CPMT International Electronics Manufacturing Technology Symposium (Cat. No.99CH36330)
DOI: 10.1109/iemt.1999.804814
|View full text |Cite
|
Sign up to set email alerts
|

A model of the distribution of interconnectivity through multiple system levels and the impact of different design strategies and IP re-use on design effort

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 8 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?