A Naval Energy Efficient Synthesis of Full Adder

Abstract

ABSTRACT:In Electronic device adder has been used frequently. An adder is specified in terms of delay area and power. This paper suggests a possible method for reduction in power Software used for simulation of adder is Mentor graphics with 180 nm technology. By comparing proposed adder with existing adders reduction in power delay product has been found.