2008 15th International Symposium on the Physical and Failure Analysis of Integrated Circuits 2008
DOI: 10.1109/ipfa.2008.4588193
|View full text |Cite
|
Sign up to set email alerts
|

A novel dual-BBHH erasing scheme to improve endurance and retention performances for localized charge trapping memories

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 7 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?