An $8.73\mathrm{G}\Omega$ Input Impedance VCO-Based Neural Front-End with Autonomous Time-Domain Impedance Boosting Technique and Maximum 0.215s Re-Calibration Time

Liu, Huaiyu; Lin, Yang; Wang, Guoxing; Liu, Yan

doi:10.1109/a-sscc58667.2023.10347941

2023 IEEE Asian Solid-State Circuits Conference (A-Sscc) 2023

DOI: 10.1109/a-sscc58667.2023.10347941

|View full text |Cite

An $8.73\mathrm{G}\Omega$ Input Impedance VCO-Based Neural Front-End with Autonomous Time-Domain Impedance Boosting Technique and Maximum 0.215s Re-Calibration Time

Huaiyu Liu,

Yang Lin,

Guoxing Wang

et al.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

Publication Types

Select...

Article1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

References 6 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

A 10.7‐μ$$ \upmu $$A 103‐dB DR Hybrid Delta‐Sigma Modulator for Sensing Applications

Zhang,

Wu,

Tang

et al. 2024

Circuit Theory & Apps

View full text Add to dashboard Cite

This paper reports a low‐power, high dynamic range second‐order delta‐sigma modulator (DSM) for sensing applications. The DSM employs a hybrid CIFF‐B topology, consisting of a continuous‐time first stage and a discrete‐time second stage. The first stage is an OTA‐based RC integrator with inherent anti‐aliasing properties, while the second stage is a switched‐capacitor integrator. Offset and noise in the first stage are mitigated by the chopper‐stabilization technique, while those in the second stage are suppressed through the gain provided by the first stage. Furthermore, the OTA‐sharing technology is utilized in the second stage to realize signal addition before quantization, reducing design complexity. The hybrid DSM prototype is fabricated with a 180‐nm CMOS process and occupies an area of 0.123 mm2. Measurement results show peak SNDR/SNR/SFDR values of 95.8, 97.1, and 102.8 dB, respectively, with a current consumption of 10.7 A from a 1.8‐V single supply. The reported DSM achieves a 103‐dB dynamic range in a 100‐Hz signal bandwidth, corresponding to a Schreier figure‐of‐merit (FoMs) value of 170.2 dB.

show abstract

A 10.7‐μ$$ \upmu $$A 103‐dB DR Hybrid Delta‐Sigma Modulator for Sensing Applications

Zhang,

Wu,

Tang

et al. 2024

Circuit Theory & Apps

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

An $8.73\mathrm{G}\Omega$ Input Impedance VCO-Based Neural Front-End with Autonomous Time-Domain Impedance Boosting Technique and Maximum 0.215s Re-Calibration Time

Cited by 1 publication

References 6 publications

A 10.7‐μ$$ \upmu $$A 103‐dB DR Hybrid Delta‐Sigma Modulator for Sensing Applications

A 10.7‐μ$$ \upmu $$A 103‐dB DR Hybrid Delta‐Sigma Modulator for Sensing Applications

Contact Info

Product

Resources

About