An analog front end design for GSPS oscilloscope

Jiang, Xiaochang; Wu, Jie

doi:10.1109/icemi46757.2019.9101869

Cited by 1 publication

(2 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Most of them leverage on the capabilities of digital circuits, to extend and/or improve the functionalities of this general-purpose instrument. Various contributions deal with the very complex software structure of the instruments that are equipped with complete operating systems and a series of dedicated software modules, [4]- [6], while other research activities are oriented to the whole circuital structure of the DSO, [7]- [23]. Many papers study and improve the front-end of the DSO as this is the portion that determines the sampling rate and the bandwidth, [7]- [11].…”

Section: Introductionmentioning

confidence: 99%

“…Various contributions deal with the very complex software structure of the instruments that are equipped with complete operating systems and a series of dedicated software modules, [4]- [6], while other research activities are oriented to the whole circuital structure of the DSO, [7]- [23]. Many papers study and improve the front-end of the DSO as this is the portion that determines the sampling rate and the bandwidth, [7]- [11]. Other contributions propose various sampling methods and real-time or off-line processing that, exploiting the peculiarities of the signals and the front-end, allow an extension of the bandwidth or an improvement of the resolution, [12]- [19].…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Real-Time Downsampling in Digital Storage Oscilloscopes With Multichannel Architectures

Napoli

Zacharelos

D’Arco

et al. 2021

IEEE Trans. Circuits Syst. I

View full text Add to dashboard Cite

Digital Storage Oscilloscopes (DSOs) conjugate high performance with large number of features and flexibility. The basic structure, based on fast Analog to Digital Converter (ADC) and memory, is augmented with several components for channel matching and bandwidth improvement, and processors that provide visualization, frequency processing, jitter and stability measurement, etc. Unfortunately, fine resolution in sample rate selection is not available, such that for several applications the user must run complex measurement procedures that require data download and offline processing. The paper proposes a dedicated digital circuit that offers fine control of the time-base by real time downsampling the input stream at an almost arbitrary sampling rate. The proposed circuit implements a series of operations involving real-time data filtering, defragmentation and packing, which are not considered by alternative approaches, like those based on polyphase filters, that offer very limited choices for the sampling rate. The circuit is designed to work in conjunction with the highest performance DSOs that use a multichannel architecture. Design rules for circuit design are provided together with implementation results in 14nm FinFET technology. When designed for an architecture with 64 channels with 8bit input samples the circuit works in real time with a sampling rate of 220 GSps running at 3.42 GHz, with a silicon footprint of 0.17 mm 2 and a power dissipation of 0.85W.

show abstract