An Asynchronous Bundled-Data Barrel Shifter Design That Incorporates a Deterministic Completion Detection Technique

Srivastava, Pallavi; Chung, Edwin Chin Yau

doi:10.1109/tcsii.2021.3126853

Cited by 3 publications

(2 citation statements)

References 14 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…This is the author's version which has not been fully edited and content may change prior to final publication. Citation information: DOI 10.1109/ACCESS.2023.3347913 power-of-two [18]- [20]. On the other hand, the direction of rotation is decided by the operation of the two inversion stages.…”

Section: Preliminariesmentioning

confidence: 99%

“…The detailed circuitry and pros and cons of each logic gate are summarized in Table 1. In many previous studies of barrel shifters [16]- [20], domino logic-based implementations have been favored due to their relatively high speed and small size compared to static CMOS logic. However, the precharge operation that must be preceded every cycle causes high power consumption in the domino logic gate.…”

Section: Bidirectional Barrel Shiftermentioning

confidence: 99%

See 1 more Smart Citation

Hardware Efficient Transposable 8T SRAM for Orthogonal Data Access

Chon,

Choi

2024

IEEE Access

View full text Add to dashboard Cite

This paper presents a novel 8T SRAM bitcell-based transposable (TP) memory supporting both row-wise and column-wise data access. The proposed TP-SRAM enables orthogonal data access with additional diagonal word-lines and a low-complexity addressing scheme. To reduce cell array area overhead, the proposed TP-SRAM adopts a bitcell structure that can share all aspects of layout with adjacent cells like standard 6T-SRAM. We also propose a bidirectional barrel shifter based on dynamic logic gates to minimize the hardware cost required for the TP addressing scheme. In the proposed bidirectional barrel shifter, area and delay are minimized by using two complementary dynamic inverting MUXs that can balance the number of NMOS and PMOS transistors. The proposed 16Kb TP-SRAM implemented in 28nm CMOS technology has 17% reduced power, 52% faster operation delay, and 39% smaller area compared to the state-of-the-art.INDEX TERMS Transposable, SRAM, barrel shifter, dynamic gate.

show abstract

Section: Preliminariesmentioning

confidence: 99%

Section: Bidirectional Barrel Shiftermentioning

confidence: 99%