An Efficient Architecture for Hardware Implementation of H.264/AVC Deblocking Filtering

Abstract

In this paper, a novel hardware architecture for realtime implementation of the adaptive deblocking filtering process specified by the H.264/AVC standard, is presented. The proposed architecture is based on a double-filter strategy that results in a significant saving in filtering cycles, memory requirements and gate count when compared with state-of-the-art approaches.