An integrated manufacturing approach to chip packaging

Abstract

This paper examines the considerations of an integrated manufacturing approach to substrate finishing and chip packaging. By performing critical substrate related processes as plating, pin attach and test, the carriers are in a sense being prepared for assembly at the assembly house. Such close synergy between substrate processing and assembly translates into a real life understanding of carrier product specifications as it pertains to assembly sensitivity.