An Interpolating Digitally Controlled Oscillator for a Wide-Range All-Digital PLL

Choi, Kwang-Hee; Shin, Jangho; Sim, Jae‐Yoon; Park, Hong-June

doi:10.1109/tcsi.2008.2011577

Cited by 42 publications

(1 citation statement)

References 16 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Power consumption is always an important parameter in clock synchronization circuits. FOMArea [14] considers the operating range and activing area. The power has been normalized to frequency in FOMPower.…”

Section: Comparisonmentioning

confidence: 99%

A wide-range and fast-locking all-digital DLL with one-cycle dynamic synchronizing for in-cell touched LC display

Hong,

Lo,

Shen

et al. 2023

Analog Integr Circ Sig Process

View full text Add to dashboard Cite

This paper proposes wide-range and fast locking all-digital delay-locked loop (WRADDLL) circuit with one cycle dynamic synchronizing. The WRADDLL not only synchronizes the input and output clocks in five clock cycles but maintains one cycle dynamic locking. The WRADDLL reduces the clock skew between the input and output clocks with three innovative techniques. First, by improving the mirror control circuit, the WRADDLL operates correctly with a flexible duty cycle clock signal.Second, the WRADDLL works precisely and ignores the effect of output load changes by moving the measurement delay line beyond the output driver. Besides, it can achieve one-cycle dynamic locking.Finally, the WRADDLL utilizes the band selector to achieve wide-range operation. After fine tuning, the maximum static phase error is less than 3% of clock cycle. The chip is fabricated by 90 nm standard CMOS process. Its operating frequency range is from 200 MHz to 2 GHz. The power consumption and RMS jitter are 3.24 mW and 1.49 ps at 2 GHz, respectively. The active area of this chip is 0.011 mm 2 .

show abstract

Section: Comparisonmentioning

confidence: 99%