Proceedings of the 2018 3rd Joint International Information Technology,Mechanical and Electronic Engineering Conference (JIMEC 2018
DOI: 10.2991/jimec-18.2018.41
|View full text |Cite
|
Sign up to set email alerts
|

An Ultra Low-power Low-Voltage Programmable Frequency Divider for PLL Frequency Synthesizer

Abstract: In this paper, an ultra low-voltage frequency divider for PLL (Phase Locked Loop) was designed using 0.13um CMOS process with 0.6V power supply. The frequency divider employs divide by 15/16 dual modulus prescaler based on phase switching, two programmable counters and the control module for prescaler. The operation frequency of this divider is from 0.8GHz to 2.2GHz. The power dissipation of the programmable frequency divider is only equal to 603uW. Additionally, a PMOS VCO oscillator from 1.51~1.70GHz was des… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 7 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?