Analysis and design of EMI filters to mitigate conducted emissions

Munir, Handy Ali; Jenu, Mohd Zarar Mohd; Abdullah, M. F. L.

doi:10.1109/scored.2002.1033093

Cited by 5 publications

(1 citation statement)

References 3 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The trial-and-error method is common practice for EMI filter design [13]. The CLC filter is the most commonly used filter topology for DM noise [7], [14]- [17].…”

Section: Availability Of Inductance Valuementioning

confidence: 99%

A PCB-Incorporated Inductor Based Filter Design Solution for Differential Mode Noise of 3-Phase SiC-MOSFET Based VSI

Pandey,

Nayak,

Hatua

et al. 2024

IEEE Access

View full text Add to dashboard Cite

Electromagnetic emission is a challenging problem for the Wide Band Gap (WBG) device based power electronic converters. The Differential Mode (DM) noise contains switching frequency components and high-frequency noise peaks. High-frequency DM noise peak depends upon the loop inductance of the converter and output capacitance of the switch. Optimization of switching frequency or variable switching frequency could attenuate switching frequency noise and its harmonics only, but not the switching transient noise. Using a passive filter is common for IGBT based VSI, where the high-frequency DM noise peak occurs in the 1MHz to 5MHz range. However, the high-frequency DM noise peak appears beyond 10MHz for SiC-MOSFET based VSI. It requires a high corner frequency, lower inductance, and capacitance of the DM filter. However, getting an inductor with a high Self-Resonating Frequency (SRF) is challenging. This paper proposes a PCB-incorporated inductor based segmented LCLC filter with high SRF value for highfrequency DM noise of SiC-MOSFET based VSI. The filter design is based on mathematical modeling of the DM noise of SiC-MOSFET based VSI. The proposed filter is implemented and verified on a SiC-MOSFET based VSI, driving a 5kVA induction motor at 40kHz switching frequency.

show abstract

“…The trial-and-error method is common practice for EMI filter design [13]. The CLC filter is the most commonly used filter topology for DM noise [7], [14]- [17].…”

Section: Availability Of Inductance Valuementioning

confidence: 99%

A PCB-Incorporated Inductor Based Filter Design Solution for Differential Mode Noise of 3-Phase SiC-MOSFET Based VSI

Pandey,

Nayak,

Hatua

et al. 2024

IEEE Access

View full text Add to dashboard Cite

show abstract

Research on Suppression Method of EMI Signal

Bao-jun¹

2012

2012 Asia-Pacific Power and Energy Engineering Conference

View full text Add to dashboard Cite

In order to obtain higher insertion loss of the EMI filter in the frequency range of 0.15 to 30 MHz, and achieve the largest attenuation EMI signals, the insertion loss expression of impedance dismatch is deduced according to the basic definition of EMI filter insertion loss. And the impacts of EMI insertion loss and reflected loss resulted from impedance dismatch is analysed. The total principles of designing and choosing EMI filter structures are presented to diminish the impacts of impedance dismatch. It is verified by the experimental results. These conclusions are useful to the design and choosing of EM filter.

show abstract