2015
DOI: 10.17762/ijritcc2321-8169.150222
|View full text |Cite
|
Sign up to set email alerts
|

Analysis of Digitally Controlled Delay Loop-Nand Gate For Glitch Free Design

Abstract: -This paper presents a glitch free NAND based digitally controlled delay-lines for the avoidance of glitches. DCDL circuit uses control bits which can be generated using circuits called driving circuits. Different techniques of driving circuits are proposed to reduce the power consumption and the critical path delay. The proposed NAND based DCDLs have been designed in 90nm CMOS technology and it is adopted in the PLL application in order to reduce the power and delay time too. The analysis of present and propo… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 6 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?