Application of design patterns for hardware design

Damaševičius, Robertas; Majauskas, Giedrius; Štuikys, Vytautas

doi:10.1145/775844.775847

Cited by 2 publications

(4 citation statements)

References 0 publications

Supporting

Mentioning

Contrasting

Unclassified

Order By: Relevance

“…Several authors have already proposed translating some of the design patterns concepts to hardware design [6,12,4] but to our knowledge all previously published works are entirely devoted to structural and creational patterns, already similar to current hardware design practice. In this paper we introduce behavioural patterns in the domain of hardware design, allowing a more abstract view of the design.…”

Section: Model Reusementioning

confidence: 99%

“…Published literature proposes partial solutions for each of the above mentioned issues: 1) IP-based methodologies ease the integration of third party IPs into the design flow, 2) interface compatibility is usually handled through standardization [1] and wrapper generation [6], and 3) behavioural IPs [8] and high-level synthesis provide the ability to adapt IPs to new scenarios.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Model Reuse through Hardware Design Patterns

Rincón

Moya

Barba

et al.

Design, Automation and Test in Europe

View full text Add to dashboard Cite

show abstract

Section: Model Reusementioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

Model Reuse through Hardware Design Patterns

Rincón

Moya

Barba

et al.

Design, Automation and Test in Europe

View full text Add to dashboard Cite

show abstract

“…Las máquinas de estados finitos (FSM) es un mecanismo extendido a la hora de generar el control de un diseño hardware [DMS03]. A medida que aumenta el número de estados de la propia máquina o su relación con otras máquinas de estados aumenta el tiempo requerido para su diseño y su verificación.…”

Section: Hml [Ll95]unclassified

“…Los patrones de diseño, que engloban soluciones comunes a problemas de diseño recurrentes, también se han utilizado en el diseño hardware. En [DMS03] se definen patrones de diseño hardware que pueden utilizarse para configurar e integrar cores en sistemas empotrados. Los autores indican que durante el diseño hardware se puede encontrar un amplio conjunto de patrones de diseño no formales, por ejemplo las FSM como solución a aplicaciones basadas en control.…”

Section: Enfoques De Reutilizaciónunclassified

Implementación de Algoritmos de Procesado de Señal sobre FPGA: Especificación, Reutilización y Exploración del Espacio de Diseño

Marcos¹

View full text Add to dashboard Cite

This PhD. thesis addresses the design and implementation of signal processing applications using reconfigurable FPGA platforms. This kind of platform exhibits high logic capability, incorporates dedicated signal processing elements and provides a low cost solution, which makes it ideal for the development of signal processing applications, where intensive data processing is required in order to obtain high performance.However, the cost associated to the hardware development on these platforms is high. While the increase in logic capacity of FPGA devices allows the development of complete systems, high-performance constraints require the optimization of operators at very low level. In addition to time constraints imposed by these applications, Area constraints are also applied related to the particular device, which force to evaluate and verify a design among different implementation alternatives. The design and implementation cycle for these applications can be tedious and long, being therefore normal that new FPGA models with a greater capacity and higher speed appear before completing the system implementation. Thus, the original constraints which guided the design of the system become useless.Different methods can be used to improve the productivity when developing these applications, and consequently shorten their design cycle. This PhD. Thesis focuses on the reuse of hardware components previously designed and verified. Although conventional HDLs allow the reuse of components already defined, their specification can be improved in order to simplify the process of incorporating new design components. Thus, a first part of the PhD. Thesis will focus on the specification of designs based on predefined components. This specification improves and simplifies the process of adding components to a description, but it also seeks to improve the quality of the design specified with better configuration options and even offering to report on features of the description.Hardware reuse of a component for its integration into a system largely depends on the information it offers. In this sense the conventional HDLs only provide together with the component description, the input/output interface and a set of parameters for its configuration, while other information is usually provided by external documentation. In the second part of the Thesis we will propose a formal way of encapsulation which aims to incorporate with the component description information that can be useful for its integration into other designs. This information will include features of the own implementation, but it will also support component configuration, and even information on how to configure and connect the component to carry out a function.Finally, the fast Fourier transform (FFT) will be chosen as a well-known signal processing application. It will be used as case study to illustrate the possibilities of porposed v specification and encapsulation formalisms. The objective of the FFT design is not only to show practical examples of the proposed s...

show abstract

Application of design patterns for hardware design

Cited by 2 publications

References 0 publications

Model Reuse through Hardware Design Patterns

Model Reuse through Hardware Design Patterns

Implementación de Algoritmos de Procesado de Señal sobre FPGA: Especificación, Reutilización y Exploración del Espacio de Diseño

Contact Info

Product

Resources

About