Astrocyte to spiking neuron communication using Networks-on-Chip ring topology

Abstract

Hardware faults are becoming more frequent due to geometric scaling, reducing the reliability and lifespan of devices. Current fault-tolerant approaches use redundancy or a central controller to detect and/or repair faults. However, these methods are also susceptible to faults. Astrocytes have been shown to facilitate biological self-repair in silent or near silent neurons in the brain by increasing the Probability of Release (PR) in healthy synapses. Astrocytes modulate synaptic activity, which leads to increased or decreased PR. To date, this has been proven with computational modelling and therefore the next step is to replicate this self-repair process in hardware to provide self-repairing systems. One of the key challenges for hardware neuro-glia networks is the facilitation of scalable communication between interacting neurons and astrocyte cells. This paper contributes a low-level Networks-on-Chip (NoC) ring topology for astrocyte to neuron/synapse communication which provide a scalable solution to this interconnect challenge. This work extends our current FPGA-based Hierarchical Networks-on-Chip (HNoC). FPGA results demonstrates that the new ring topology provides a good trade-off between low area/interconnect wiring overhead and communication speed for the relatively slow-changing data between astrocyte and neurons.

On‐chip communication for neuro‐glia networks

“…There have been promising implementations of astrocyte cells within neuromorphic circuitry [21, 22] and digital hardware devices [20, 23–27]. This work extends on the previous work by the authors [28] where a ring topology was used to communicate e‐SP (endocannabinoid‐mediated synaptic potentiation) from the astrocyte to associated synapses within hierarchical networks‐on‐chip (HNoC). This supports local communication for self‐repair.…”

“…The ring topology in NoCs has previously shown benefits in area‐speed trade‐offs for area for both SNN and neuro‐glia hardware [28, 36, 37]. By exploiting the slower communication speeds of the biological IP 3 signal, a time‐multiplexed approach using ring structures can reduce area.…”