2022
DOI: 10.31219/osf.io/6vf7s
|View full text |Cite
Preprint
|
Sign up to set email alerts
|

BAAL: Bayesian Automated Low Voltage Drop Regulator Design

Abstract: Analog IC's are becoming more difficult to design because of high accuracy and power requirements. Therefore, in this paper we use Bayesian Optimization to design an LDO circuit by relying on spice simulation to optimize the CMOS parameters.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 17 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?