Building block approach and variable size memory for CMOS VLSIs

Abstract

Right) FIGURE 1-The hierarchical structure of the chip.CMOS BUILDING block VLSIs with integration ranging from 10k to 20k gates, will be reported. Required layout design time was comparable to that of conventional gate arrays. The design used 2 p CMOS technology and an automated building block approach.