CMOS Processors and Memories 2010
DOI: 10.1007/978-90-481-9216-8_4
|View full text |Cite
|
Sign up to set email alerts
|

CMOL/CMOS Implementations of Bayesian Inference Engine: Digital and Mixed-Signal Architectures and Performance/Price – A Hardware Design Space Exploration

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2012
2012
2012
2012

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 35 publications
0
1
0
Order By: Relevance
“…The analog nature of the state variable helps to implement a fully analog pattern recognition structure. Basically, by using a front-end memristive convolution with analog storage layers, a back-end analog winnertakes all (WTA) layer can be achieved [40]. In this part of the paper, we illustrate the application of the proposed model by mimicking the analog behavior of the memristors.…”
Section: A Analog Characterizationmentioning
confidence: 99%
“…The analog nature of the state variable helps to implement a fully analog pattern recognition structure. Basically, by using a front-end memristive convolution with analog storage layers, a back-end analog winnertakes all (WTA) layer can be achieved [40]. In this part of the paper, we illustrate the application of the proposed model by mimicking the analog behavior of the memristors.…”
Section: A Analog Characterizationmentioning
confidence: 99%