Compact FPGA Ring Oscillator Physical Unclonable Functions Circuits Based on Intertwined Programmable Delay Paths

Abstract

Compact FPGA based PUF extraction circuits based on intertwined programmable delay paths implemented on Xilinx FPGA.