Control of selective SiGe etching by enhanced formation of hydroxyl radicals and by surface passivation in peracetic acid solution

Lee, Seunghyo; Song, Kiwon; Lim, Sangwoo

doi:10.1016/j.apsusc.2024.160063

Applied Surface Science

2024

DOI: 10.1016/j.apsusc.2024.160063

|View full text |Cite

Control of selective SiGe etching by enhanced formation of hydroxyl radicals and by surface passivation in peracetic acid solution

Seunghyo Lee,

Kiwon Song,

Sangwoo Lim

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

Publication Types

Select...

Article1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

References 50 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Loading Effect during SiGe/Si Stack Selective Isotropic Etching for Gate-All-Around Transistors

Shao,

Reiter,

Chen

et al. 2024

ACS Appl. Electron. Mater.

View full text Add to dashboard Cite

The loading effect hinders the precise profile control during the selective etching of SiGe in stacked SiGe/Si layers, thereby hindering optimal gate-all-around (GAA) transistor performance. In this article, we present a systematic study on the loading effect in the selective isotropic etching of SiGe in SiGe/Si stacks by varying the structure density and process conditions, including chamber pressure and etch time. We measure the lateral SiGe etching depth at different locations within the stack pillars and evaluate the local etch uniformity. The results demonstrate that pressure plays an important role in affecting the isotropic lateral etching performance. Within the tested 10–40 mTorr range, higher pressures lead to increased etch rates but at the cost of reduced uniformity. A noteworthy observation is that the uniformity also decreases as the process time increases. To understand and quantify the phenomena, we propose a physical etch model based on top-down Monte Carlo ray tracing and simulate the etch profiles. We calibrate the model with measured data on less dense pillar arrays with 100 nm spacing and achieve small prediction error on denser pillars with a spacing of 50 nm. The good agreement between simulations and experiments demonstrates that the restriction of particle diffusion in the narrow gap is the major contributor to the loading effect, and our model is capable of quantitatively characterizing this phenomenon by predicting the lateral etching profile. This research provides valuable insights into the etching effects through experiments and theoretical studies in order to promote the advanced etching technology development toward GAA transistor manufacturing.

show abstract

Loading Effect during SiGe/Si Stack Selective Isotropic Etching for Gate-All-Around Transistors

Shao,

Reiter,

Chen

et al. 2024

ACS Appl. Electron. Mater.

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Control of selective SiGe etching by enhanced formation of hydroxyl radicals and by surface passivation in peracetic acid solution

Cited by 1 publication

References 50 publications

Loading Effect during SiGe/Si Stack Selective Isotropic Etching for Gate-All-Around Transistors

Loading Effect during SiGe/Si Stack Selective Isotropic Etching for Gate-All-Around Transistors

Contact Info

Product

Resources

About