2023
DOI: 10.11591/ijeecs.v32.i3.pp1361-1369
|View full text |Cite
|
Sign up to set email alerts
|

Design and development of frameworks for CPU verification efficiency improvement

Sheetal Singrihalli Hemaraj,
Shylashree Nagaraja,
Sunitha Yariyur Narasimhaiah
et al.

Abstract: <p>Bug finding is a critical component of the verification flow and is resource intensive.In a typical week, a debug engineer writes triages, which take up significant amount of time that could be spent debugging another unique issue, and the lack of standardization in scripting causes maintainability issues in functional verification bug triage. A framework that allows customizable triage script generation is developed based on inputs from the engineer deploying YAML isn’t another markup language (YAML)… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 13 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?