2024 Fourth International Conference on Advances in Electrical, Computing, Communication and Sustainable Technologies (ICAECT) 2024
DOI: 10.1109/icaect60202.2024.10469532
|View full text |Cite
|
Sign up to set email alerts
|

Design and Implementation of 8-Bit Vedic Multiplier Using Cadence 45nm Technology

V. Sharmila,
Vandanapu Saikumar,
G. C. Pranav Sai Subhash
et al.
Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 6 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?