Design and implementation of two variable multiplier using KCM and Vedic Mathematics

Sriraman, L.; Prabakar, T.N.

doi:10.1109/rait.2012.6194554

Cited by 26 publications

(10 citation statements)

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In paper [30], L. Sriraman and T. N. Prabakar, proposed a 16*16 multiplier circuit that uses Vedic mathematics and works at higher speed. The authors also concluded that the proposed multiplier gave higher performance for higher order bit multiplications.…”

Section: Related Workmentioning

confidence: 99%

An Exhaustive Research Survey on Vedic ALU Design

M¹

2016

IJIRCCE

View full text Add to dashboard Cite

ABSTRACT:The digital India is playing an important role nowadays. Indian Vedas and Upanishads are also important and have a great history. That too Vedic mathematics was, is and will be an important basic logic for all mathematical related applications in various fields of science and technology. VLSI is an ever growing field which involves Analog, Digital and Mixed mode Designs. Also in VLSI research, an ALU is a very important system which involves user specifications while designing, for applications like microprocessor, microcontroller, signal processing and various fields. This paper concentrates on the related work on design of Vedic ALU, till date from 46 different IEEE papers and provides some common problem statements and solutions that can be used to design the best ALU, which is not done till date. Importance of reconfigurable feature is also explained in this paper.

show abstract

Section: Related Workmentioning

confidence: 99%

An Exhaustive Research Survey on Vedic ALU Design

M¹

2016

IJIRCCE

View full text Add to dashboard Cite

show abstract

“…But, this isn't always suitable for VLSI implementation and additionally from postpone point of view. a number of the important algorithms proposed in literature for VLSI implementable fast multiplication are booth multiplier, array multiplier and Wallace tree multiplier [4]. Despite the fact that these multiplication techniques had been effective over traditional "shift and upload" approach, but their disadvantage of time consumption has no longer been absolutely eliminated.…”

Section: Fig 1: a Propagation Delay For Four Bit Binary Additionmentioning

confidence: 99%

Review Paper on High Speed Area Efficient Linear Convolution in Different Adder

Shrivastava¹,

Fatima²,

Rawat³

2016

IJCA

View full text Add to dashboard Cite

On this Technical era the excessive velocity and low area of VLSI chip are very-very crucial elements. Each day quantity of transistors and different active and passive elements are drastically developing on a VLSI chip. All of the processors of the gadgets adders and multipliers are playing an essential position. An adder is a pleasing element for the designing of fast multiplier. Ultimately here want a fast adder for excessive bit edition. In this paper, they carried out of linear convolution are based on ripple carry adder and array multiplier. Offering common Boolean common sense (CBL) adder presents much less additives, less path delay and better pace compare to different present CBL adder and different adders. Right here, we're evaluating the linear convolution of differentextraordinary word length from different adders. The design and experiment may be executed by way of the useful resource of Xilinx 6.2i Spartan device circle of relatives.

show abstract

“…A high speed and low power can be obtained by the proposed method [8]. Reference [9] presents a squarer based high performance multiplier for which Vedic multipliers and two variable constant coefficient multipliers are used. Results are stored in ROM which increases power consumption.…”

Section: Literature Reviewmentioning

confidence: 99%

Vedic Mathematics for Digital Signal Processing Operations: A Review

Gaikwad¹,

Chavan²

2015

IJCA

View full text Add to dashboard Cite

Speed improvement in Digital signal processing is considered to be challenging. High speed multipliers and adders are prime requirement for digital filters and for FFT operations.Vedic mathematics is an ancient scheme based on 16 formulas (sutras). These are simple and easy methods which can be directly applied for DSP computations. Many researchers have worked on multiplier designs using Vedic operators. Present paper deals with exhaustive review of literature based on Vedic mathematics. It shows that Vedic mathematics can be used for fast signal processing. Multipliers based on Vedic mathematics can be used for speed improvement, reduction in power consumption, complexity, area etc. Vedic mathematical algorithms can be proved efficient over traditional (existing) methods in FIR and IIR filters for providing effective results in de-noising of biomedical Signal.

show abstract

Design and implementation of two variable multiplier using KCM and Vedic Mathematics

Cited by 26 publications

References 5 publications

An Exhaustive Research Survey on Vedic ALU Design

An Exhaustive Research Survey on Vedic ALU Design

Review Paper on High Speed Area Efficient Linear Convolution in Different Adder

Vedic Mathematics for Digital Signal Processing Operations: A Review

Contact Info

Product

Resources

About