2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC) 2017
DOI: 10.1109/aspdac.2017.7858337
|View full text |Cite
|
Sign up to set email alerts
|

Design considerations and clinical applications of closed-loop neural disorder control SoCs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2018
2018
2022
2022

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(3 citation statements)
references
References 7 publications
0
3
0
Order By: Relevance
“…Several closed-loop DBS devices use a simple on-off control algorithm [12,48,[50][51][52][53][54], and are not able to automatically and adaptively adjust the stimulation parameters. Other devices use traditional control approaches such as proportional-integral (PI) control [8,55], proportionalintegral-derivative (PID) control [56,57], autoregressive model [58], and iterative learning control [51].…”
Section: Discussionmentioning
confidence: 99%
“…Several closed-loop DBS devices use a simple on-off control algorithm [12,48,[50][51][52][53][54], and are not able to automatically and adaptively adjust the stimulation parameters. Other devices use traditional control approaches such as proportional-integral (PI) control [8,55], proportionalintegral-derivative (PID) control [56,57], autoregressive model [58], and iterative learning control [51].…”
Section: Discussionmentioning
confidence: 99%
“…There have been several works that implemented the closed loop control either on an on-board module ( Parastarfeizabadi et al, 2016 ; Parastarfeizabadi and Kouzani, 2017 ) or on a system-on-chip ( Rhew et al, 2014 ; Wu et al, 2017 ; Wang et al, 2021 ). On-board module implementation involves the use of commercially available electronic components, microcontroller and digital signal processing modules.…”
Section: Hardware Implementations Of Smart Dbsmentioning
confidence: 99%
“…The overall SoC, implemented on CMOS 0.18 µm technology, has an overall area of 4 mm 2 while consuming a total power of 468 µW for recording and processing neural signals, for stimulation, and for two-way wireless communication. Another SoC has been developed that incorporates a wireless power supply via an inductive link, a wireless interface, an adaptive high voltage tolerant stimulator, a bio-signal processor for seizure detection, and an 8-channel EEG acquisition unit ( Wu et al, 2017 ). The acquisition unit consists of auto-reset capacitive-coupled instrumentation amplifiers (ARCCIA), band-pass filters, V-to-I programmable gain amplifiers, a multiplexer, a transimpedance amplifier (TIA), and a 10-bit DMSAR (Delta-Modulated Successive Approximation Register ADC).…”
Section: Hardware Implementations Of Smart Dbsmentioning
confidence: 99%