Design of CMOS RF Doherty Power Amplifier in Low-Power 5G Wireless Networks for IoT Application

Mohd Farid, N. A.; Razak, A. H. A.; Halim, A. K.; Md Idros, M. F.

doi:10.1109/icspc59664.2023.10420155

2023 IEEE 11th Conference on Systems, Process &Amp; Control (ICSPC) 2023

DOI: 10.1109/icspc59664.2023.10420155

|View full text |Cite

Design of CMOS RF Doherty Power Amplifier in Low-Power 5G Wireless Networks for IoT Application

N. A. Mohd Farid,

A. H. A. Razak,

A. K. Halim

et al.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

Publication Types

Select...

Article1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Design of a Low-Power Cryptographic Accelerator Under Advanced Encryption Standard

Wang,

Guan,

Liang

2024

J CIRCUIT SYST COMP

View full text Add to dashboard Cite

Advanced Encryption Standard (AES) has been a prevalent cryptographic structure in the world. Existing AES-related cryptographic accelerators generally face the problem of high power consumption. To deal with this challenge, this paper presents a cryptographic structure that employs iterative reuse to decrease resource utilization. Through the efficient use of delay-line RAM, the implementation of long-length key storage results in a reduction in the utilization of registers. The computational complexity of AES cryptographic algorithm is reduced by using homomorphic mapping to the inversion operation in S-box from the Galois Fields GF(2[Formula: see text] to GF[(2[Formula: see text]]. Such proposed AES cryptographic accelerator is characterized by its low resource utilization and low power consumption. In addition, we have also conducted some simulation analysis to evaluate its performance. The synthesis result indicates that the AES cryptographic accelerator exhibits a 0.74% reduction in utilization of LUT and a 35% decrease in power consumption, as compared to the original version. The proposed AES cryptographic accelerator results in an area of 0.101[Formula: see text]mm2, a throughput of 12.28[Formula: see text]Gbps, and a power consumption of 2.56[Formula: see text]mW in TSMC 90[Formula: see text]nm.

show abstract

Design of a Low-Power Cryptographic Accelerator Under Advanced Encryption Standard

Wang,

Guan,

Liang

2024

J CIRCUIT SYST COMP

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Design of CMOS RF Doherty Power Amplifier in Low-Power 5G Wireless Networks for IoT Application

Cited by 1 publication

References 9 publications

Design of a Low-Power Cryptographic Accelerator Under Advanced Encryption Standard

Design of a Low-Power Cryptographic Accelerator Under Advanced Encryption Standard

Contact Info

Product

Resources

About