Design of Dual-Mode Digital Down Converter for WCDMA and cdma2000

Kim, Mi‐Yeon; Lee, Seungjun

doi:10.4218/etrij.04.0804.0013

Cited by 14 publications

(8 citation statements)

References 2 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The function of the DDC is to down convert the IF signal to baseband in phase (I) and quadrature (Q) signals as shown in the block diagram in Fig. 1 [1,2,3,4,5]. This is accomplished by multiplying the incoming IF signal centered at f IF by in phase and quadrature sinusoid oscillator signals with frequency equal to f IF .…”

Section: Introductionmentioning

confidence: 99%

“…There are numerous applications for DDCs including software radios, smart antennas, cellular base stations, channelized receivers, and spectrum analysis [1,2,3,4]. Sophisticated single chip DDC implementations are available which include complex signal synthesizers to generate the I and Q local oscillator (LO) signals in continuous wave (CW), frequency hopped, and chirped formats [3,4].…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Multiplier-less Digital Down Converter in 90nm CMOS technology

Ren

Billman

Siferd

2011

Proceedings of the 2011 IEEE National Aerospace and Electronics Conference (NAECON)

View full text Add to dashboard Cite

A Digital Down Converter (DDC) is presented based on square wave local oscillators facilitating a multiplier-less implementation with no constraints on the sampling frequency. The DDC includes a pseudo multi-rate SINC low pass filter which exhibits better performance compared to the standard multi-stage sinc filter. The pseudo multi-rate SINC filter can be implemented with a unique cascaded integrator comb (CIC) filter to obtain the same improved performance. A 90nm CMOS design with 8 bit inputs clocked at 400MHz demonstrates a flexible, very low power/size DDC architecture for single chip digital receiver applications.

show abstract

Section: Introductionmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

Multiplier-less Digital Down Converter in 90nm CMOS technology

Ren

Billman

Siferd

2011

Proceedings of the 2011 IEEE National Aerospace and Electronics Conference (NAECON)

View full text Add to dashboard Cite

show abstract

“…We showed a multiplierless multinomial filter whose coefficients had a finite impulse response approximation of the Gaussian filter and whose implementation is very simple like a binomial filter. Moreover, it has a benefit of unchanged rate unlike cascaded integrator and comb (CIC) filters with signal processing [4][5][6]. The proposed multinomial filter with a moving average (MA) filter as a base filter was proposed and analyzed in viewpoints of such as phase and magnitude characteristics, and the number of cascaded stages to meet the required attenuation.…”

Section: Introductionmentioning

confidence: 99%

Multinomial filter

Kim

Seong

Jeong

et al. 2014

2014 International Conference on Information and Communication Technology Convergence (ICTC)

View full text Add to dashboard Cite

This paper introduces a multiplierless multinomial filter with a simple cascaded form by a base filter. That the phase characteristic of the proposed filter was linear from the phase equation had derived from the transfer function of that. In order to obtain the magnitude characteristic in terms of normalized frequency, the coefficients of the transfer function are required, but it is very difficult to obtain them from an existing formula for multinomial coefficients. A new and compact formulas to obtain the coefficients easily compared to a well-known formula so that they can evaluate even for large cascaded stages had derived. The numbers of stages to meet the required attenuation had formulated in terms of the normalized frequency. The attenuation performances according to the number of base filters for multinomial filters consisted of two types of MA filters with 4 and 8 of lengths respectively had also evaluated.Since the proposed filter has a unified and simple cascaded structure and does not require any multiplier like the binomial filter, it is expected that they will have many applications in the areas such as high-speed communication and image signal processing.

show abstract

“…A digital IF down-converter with quadrature sampling based on polyphase filter, high rate CIC filter and interpolation filters, and compatible with WCDMA and EDGE is demonstrated in [8]. Multi-rate digital filters and fractional frequency conversion techniques are adopted to implement the front end of a dual-mode receiver for WCDMA/cdma2000 in [9]. A fast RNS field programmable logic (FPL) based communication receiver design and implementation is presented in [10].…”

Section: Introductionmentioning

confidence: 99%

Dual-mode RNS based programmable decimation filter for WCDMA and WLANa

Shahana

Jose

James

et al. 2008

2008 IEEE International Symposium on Circuits and Systems

View full text Add to dashboard Cite

Abstract-The recent trends envisage multi-standard architectures as a promising solution for the future wireless transceivers. The computationally intensive decimation filter plays an important role in channel selection for multi-mode systems. An efficient reconfigurable implementation is a key to achieve low power consumption. To this end, this paper presents a dual-mode Residue Number System (RNS) based decimation filter which can be programmed for WCDMA and 802.11a standards. Decimation is done using multistage, multirate finite impulse response (FIR) filters. These FIR filters implemented in RNS domain offers high speed because of its carry free operation on smaller residues in parallel channels. Also, the FIR filters exhibit programmability to a selected standard by reconfiguring the hardware architecture. The total area is increased only by 33% to include WLANa compared to a single mode WCDMA transceiver. In each mode, the unused parts of the overall architecture is powered down and bypassed to attain power saving. The performance of the proposed decimation filter in terms of critical path delay and area are tabulated.

show abstract

Design of Dual-Mode Digital Down Converter for WCDMA and cdma2000

Cited by 14 publications

References 2 publications

Multiplier-less Digital Down Converter in 90nm CMOS technology

Multiplier-less Digital Down Converter in 90nm CMOS technology

Multinomial filter

Dual-mode RNS based programmable decimation filter for WCDMA and WLANa

Contact Info

Product

Resources

About