Dielectric failure mechanisms in advanced Cu/low-k interconnect architecture

Abstract

First and foremost, the author would like to acknowledge the research scholarship granted by Nanyang Technological University (NTU) as well as the opportunity to pursue postgraduate studies in School of Materials Science and Engineering (MSE). She would also like to acknowledge the research stipend awarded by Chartered Semiconductor Manufacturing Pte. Ltd.