1995
DOI: 10.1109/4.406409
|View full text |Cite
|
Sign up to set email alerts
|

DRAM macros for ASIC chips

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

1996
1996
1997
1997

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 18 publications
(1 citation statement)
references
References 6 publications
0
1
0
Order By: Relevance
“…Flexible memory concepts are a need to allow quick and first right implementations of customized eDRAM macros [17]. A generator for DRAM macros is usually a tilling machine which assembles the predefined selfcontained memory blocks and generates the respective views for the CAD-environment in use.…”
Section: Dram Core Conceptsmentioning
confidence: 99%
“…Flexible memory concepts are a need to allow quick and first right implementations of customized eDRAM macros [17]. A generator for DRAM macros is usually a tilling machine which assembles the predefined selfcontained memory blocks and generates the respective views for the CAD-environment in use.…”
Section: Dram Core Conceptsmentioning
confidence: 99%