2009 IEEE 8th International Conference on ASIC 2009
DOI: 10.1109/asicon.2009.5351206
|View full text |Cite
|
Sign up to set email alerts
|

Effectiveness analysis of low power technique of dynamic logic under temperature and process Variations

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2013
2013
2013
2013

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 12 publications
0
1
0
Order By: Relevance
“…The Dual V t technique was discussed in the last section, there is one more technique which has been adopted for the reduction of leakage power consumption i.e., the Voltage Scaling technique [6]. As it is known that average switching power dissipation is proportional to V DD 2 , as per the equation:-…”
Section: Dual Threshold Voltage-voltage Scaling Techniquementioning
confidence: 99%
“…The Dual V t technique was discussed in the last section, there is one more technique which has been adopted for the reduction of leakage power consumption i.e., the Voltage Scaling technique [6]. As it is known that average switching power dissipation is proportional to V DD 2 , as per the equation:-…”
Section: Dual Threshold Voltage-voltage Scaling Techniquementioning
confidence: 99%