Electrically Erasable Wide-Bandgap Charge-Trap Memory With an Electric-Flux-Modulating Counter Electrode

Kim, Hayoung; Boampong, Amos A.; Kim, Chang-Hyun; Kim, Min-Hoi

doi:10.1109/led.2023.3314074

IEEE Electron Device Lett.

2023

DOI: 10.1109/led.2023.3314074

|View full text |Cite

Electrically Erasable Wide-Bandgap Charge-Trap Memory With an Electric-Flux-Modulating Counter Electrode

Hayoung Kim,

Amos A. Boampong,

Chang-Hyun Kim

et al.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

Publication Types

Select...

Article1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

References 26 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Surmounting Erase-Operation Limit in Organic Charge-Trap Memories by Fine Tuning Electron Injection at Semiconductor/Heterobimetallic Electrode Contacts

Kim,

Kwon

et al. 2024

ACS Appl. Mater. Interfaces

View full text Add to dashboard Cite

Heterobimetallic systems (HBS), known for their ability to facilitate the versatile design of surface workfunctions, offer significant potential as an electron-injection electrode layer for organic semiconductors. In this paper, we propose a universal and effective strategy to overcome the limitations of the erase operation in charge-trap memory with a small-bandgap organic semiconductor or diketopyrrolopyrrole-quaterthiophene-conjugated polymer (PDPP4T) by utilizing HBS-based source/drain (SD) electrodes. Conventional gold SD electrodes restrict electron injection into the PDPP4T layer during the electrical erase operation and impose a lower limit on the erasing voltage required for full threshold-voltage recovery. The HBS SD electrodes with an upshifted Fermi level toward the lowest unoccupied molecular orbital level of PDPP4T enhanced electron injection during an electrical erase operation, reducing the erasing voltage and achieving a balance between programming and erasing voltages. In addition, an asymmetric SD structure was employed for preventing a decrease in the on-state drain current while maintaining an optimal erase operation.

show abstract

Surmounting Erase-Operation Limit in Organic Charge-Trap Memories by Fine Tuning Electron Injection at Semiconductor/Heterobimetallic Electrode Contacts

Kim,

Kwon

et al. 2024

ACS Appl. Mater. Interfaces

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Electrically Erasable Wide-Bandgap Charge-Trap Memory With an Electric-Flux-Modulating Counter Electrode

Cited by 1 publication

References 26 publications

Surmounting Erase-Operation Limit in Organic Charge-Trap Memories by Fine Tuning Electron Injection at Semiconductor/Heterobimetallic Electrode Contacts

Surmounting Erase-Operation Limit in Organic Charge-Trap Memories by Fine Tuning Electron Injection at Semiconductor/Heterobimetallic Electrode Contacts

Contact Info

Product

Resources

About