2018 Conference on Design of Circuits and Integrated Systems (DCIS) 2018
DOI: 10.1109/dcis.2018.8681492
|View full text |Cite
|
Sign up to set email alerts
|

Estimation of the Optimal Accelerated Test Region for FinFET SRAMs Degraded by Front-End and Back-End Wearout Mechanisms

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2019
2019
2022
2022

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
references
References 24 publications
0
0
0
Order By: Relevance