2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS) 2013
DOI: 10.1109/dft.2013.6653592
|View full text |Cite
|
Sign up to set email alerts
|

Evaluating CLB designs under multiple SETs in SRAM-based FPGAs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2014
2014
2018
2018

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 21 publications
0
2
0
Order By: Relevance
“…Consequently, it is fundamental to investigate and characterize the susceptibility of a device to these effects. Thus, in the last decades researchers put a lot of effort in estimating devices and applications sensibility with respect to SEUs and SETs [6]- [10].…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…Consequently, it is fundamental to investigate and characterize the susceptibility of a device to these effects. Thus, in the last decades researchers put a lot of effort in estimating devices and applications sensibility with respect to SEUs and SETs [6]- [10].…”
Section: Introductionmentioning
confidence: 99%
“…This increases the probability of SET pulses due to low energy particles which are wide enough to be propagate and sampled. Furthermore, the probability of a SET glitch to be sampled by flip-flops increases proportionally with the working frequency of the circuit [9], [10].…”
Section: Introductionmentioning
confidence: 99%