2018
DOI: 10.1109/tmscs.2017.2695338
|View full text |Cite
|
Sign up to set email alerts
|

Evaluation of a BVH Construction Accelerator Architecture for High-Quality Visualization

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
4
1

Relationship

1
4

Authors

Journals

citations
Cited by 6 publications
(2 citation statements)
references
References 28 publications
0
2
0
Order By: Relevance
“…Following their earlier work, Doyle et al [DTM17] integrated their BVH construction unit into a heterogeneous system-on-chip comprising a multi-core CPU working in tandem with a compact version of their BVH HW unit. This new design was prototyped on an FPGA.…”
Section: Hardware Accelerationmentioning
confidence: 99%
“…Following their earlier work, Doyle et al [DTM17] integrated their BVH construction unit into a heterogeneous system-on-chip comprising a multi-core CPU working in tandem with a compact version of their BVH HW unit. This new design was prototyped on an FPGA.…”
Section: Hardware Accelerationmentioning
confidence: 99%
“…In terms of actual BVH research, there has been recent work into hardware acceleration of construction [DTM18], traversal and intersection test [LSL∗13], and some of these concepts have finally been implemented in consumer hardware. With surface path‐tracing being the topic of an immense amount of research, it was only a matter of time before some of these concepts were introduced as fixed‐function hardware.…”
Section: Introductionmentioning
confidence: 99%