2016
DOI: 10.1080/21681724.2016.1178335
|View full text |Cite
|
Sign up to set email alerts
|

FPGA implementation of one-dimensional reduced mapped real transform-based digital beamformer

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2018
2018
2018
2018

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
references
References 1 publication
0
0
0
Order By: Relevance