Generation of 13-Level Output Voltage from Single-Phase Multilevel Inverter Consisting of Cascaded Three H-Bridge Units

Chakraborty, Tapan Kumar; Anan, Ashique; Rakib, Sakhawat Hossen; Prodhan, Md. Imran; Kamal, Md. Mostofa; Mahabubunnabi, Md.

doi:10.1109/icpeices.2018.8897441

Cited by 6 publications

(2 citation statements)

References 20 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The practical results are compared with a Simulink model built for this purpose. Generation of any multilevel output voltage from single-phase multilevel inverter consisting of cascaded three H-bridge units [11]- [17]. A New multilevel level singlephase inverter employing vector control gives better utilization of dc power supply and reduced harmonic distortion [18][19][20].…”

Section: Implementation Of Multilevel Single-phase Invertermentioning

confidence: 99%

Multilevel level single phase inverter implementation for reduced harmonic contents

Hussein

2021

IJPEDS

View full text Add to dashboard Cite

<p>Selective harmonic elimination technique SHE is adopted in this work to reduce the harmonic contents in single phase cascaded multilevel inverter. The firing instants for the electronic switches MOSFETs in the inverter are calculated off line for five level to thirteen level inverter. An Arduino microcontroller is programmed to cope with different topologies of the multilevel inverter. The implemented multi-level (MLI) inverter results are compared with Simulink simulation program and are found very close to each other. SHE technique works at system frequency (50 Hz or 60 Hz) and the switching losses are very small. The sinusoidal pulse width modulation SPWM requires a carrier frequency not less 20 times the system frequency so SHE approach is found to be superior compared with SPWM. Also, SHE technique shows significant reduction in THD as the number of levels increased. Results for the output voltages and currents along with their frequency spectrum are shown and compared with traditional SPWM.</p>

show abstract

Section: Implementation Of Multilevel Single-phase Invertermentioning

confidence: 99%

Multilevel level single phase inverter implementation for reduced harmonic contents

Hussein

2021

IJPEDS

View full text Add to dashboard Cite

show abstract

“…However, in [14], an additional H-bridge is required to inverse the polarity of the voltage. A cascaded H-bridge topology for the generation of the 13-level output voltage is proposed in [15]. In [16], a modified three-level NPC with boost capability and a reduced number of switches is proposed to generate seven voltage levels.…”

Section: Introductionmentioning

confidence: 99%

Modified asymmetrical 13-level inverter topology with reduce power semiconductor devices

Arif

Sarwer

Ayob

et al. 2020

IJPEDS

View full text Add to dashboard Cite

This paper introduces a modified multilevel inverter topology with asymmetrical dc sources combination. The significant features of the proposed circuit are the reduced number of switches and low total standing voltage (TSV). Proposed topology utilizes ten switches to produce 13 level output with per unit TSVp.u of 5.33. An additional feature of the proposed topology is the inherent negative level generation as there is no requirement of an H-bridge for the polarity reversals. Nearest level control (NLC) technique is used as the modulation strategy. Performance of the proposed topology is validated through extensive analysis using Simulink and PLECS software. Detailed circuit analysis and its power loss, as well as efficiency studies, have been carried out under constant and dynamic load conditions. Results obtained shows that the proposed topology is working well, producing an output of 13-level with total harmonic distortion of 6.36% and inverter efficiency of 98.8%. The topology is extended to n-level structure, and its generalized expressions for different parameters were formulated. The comparison of the generalized structure with other existing topology is carried out, and it is found that the proposed topology outperform other topologies on many parameters.

show abstract

Inductive Power Transfer Modelling for Wireless Charging of Electric Vehicles

Arpitha

Jadoun

Jayalakshmi

et al. 2022

Lecture Notes in Electrical Engineering

View full text Add to dashboard Cite

Generation of 13-Level Output Voltage from Single-Phase Multilevel Inverter Consisting of Cascaded Three H-Bridge Units

Cited by 6 publications

References 20 publications

Multilevel level single phase inverter implementation for reduced harmonic contents

Multilevel level single phase inverter implementation for reduced harmonic contents

Modified asymmetrical 13-level inverter topology with reduce power semiconductor devices

Inductive Power Transfer Modelling for Wireless Charging of Electric Vehicles

Contact Info

Product

Resources

About