2015
DOI: 10.1049/iet-cdt.2014.0151
|View full text |Cite
|
Sign up to set email alerts
|

H.264/AVC high definition intra coding implementation on multiprocessor system on chip technology architecture

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2017
2017
2018
2018

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 24 publications
0
1
0
Order By: Relevance
“…communication between component instances). Component-level parallelism [176,177] can be achieved by parallel execution of component instances on different host nodes (processors). In aspect-level parallelism, the simulation of a target system includes a set of stand-alone aspects where each aspect provides a detailed representation of a system from the prospective of a certain aspect.…”
Section: Parallel Simulationmentioning
confidence: 99%
“…communication between component instances). Component-level parallelism [176,177] can be achieved by parallel execution of component instances on different host nodes (processors). In aspect-level parallelism, the simulation of a target system includes a set of stand-alone aspects where each aspect provides a detailed representation of a system from the prospective of a certain aspect.…”
Section: Parallel Simulationmentioning
confidence: 99%