2017
DOI: 10.1016/j.sysarc.2016.12.006
|View full text |Cite
|
Sign up to set email alerts
|

Hardware transactional memory architecture with adaptive version management for multi-processor FPGA platforms

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2017
2017
2020
2020

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
references
References 28 publications
0
0
0
Order By: Relevance